Skip to content

Conversation

jakubcabal
Copy link

There are a few changes that will allow compatibility with SDRAM memory on the CYC1000 FPGA board.
I tested your SDRAM controller in HW using my design https://github.com/jakubcabal/sdram-tester-fpga.
Thanks

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant